Presentation + Paper
16 October 2017 Manufacturing challenges for curvilinear masks
Chris Spence, Quan Zhang, Vincent Shu, Been-Der Chen, Stanislas Baron, Yasuko Saito, Masakazu Hamaji, Yasuaki Horima, Shuichiro Ohara
Author Affiliations +
Abstract
To achieve the ultimate resolution and process control from an optical (193i 1.35NA) scanner system, it is desirable to be able to exploit both source and mask degrees of freedom to create the imaging conditions for any given set of patterns that comprise a photomask. For the source it has been possible to create an illumination system that allows for almost no restrictions in the location and intensity of source points in the illumination plane [1]. For the mask, it has been harder to approach the ideal continuous phase and transmission mask that theoretically would have the best imaging performance. Mask blanks and processing requirements have limited us to binary (1 and 0 amplitude, or 1 and -0.25 amplitude (6% attenuated PSM)) or Alternating PSM (1, 0 and -1 amplitude) solutions. Furthermore, mask writing (and OPC algorithms) have limited us to Manhattan layouts for full chip logic solutions. Recent developments in the areas of mask design and newly developed Multi-Beam Mask Writers (MBMW) have removed the mask limitation to Manhattan geometries [2]. In this paper we consider some of the manufacturing challenges for these curvilinear masks.
Conference Presentation
© (2017) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Chris Spence, Quan Zhang, Vincent Shu, Been-Der Chen, Stanislas Baron, Yasuko Saito, Masakazu Hamaji, Yasuaki Horima, and Shuichiro Ohara "Manufacturing challenges for curvilinear masks", Proc. SPIE 10451, Photomask Technology 2017, 1045104 (16 October 2017); https://doi.org/10.1117/12.2280470
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photomasks

Optical proximity correction

Lithography

Mask making

SRAF

Process modeling

RELATED CONTENT

TrueMask ILT MWCO full chip curvilinear ILT in a...
Proceedings of SPIE (March 31 2020)
Selective process aware OPC for memory device
Proceedings of SPIE (October 30 2007)
A full chip MB SRAF placement using the SRAF guidance...
Proceedings of SPIE (September 24 2010)
ORC and LfD as first steps towards DfM
Proceedings of SPIE (June 21 2006)
Lithography tricks and tribulations
Proceedings of SPIE (December 27 1996)

Back to Top