Paper
13 March 2018 Backscattered electron simulations to evaluate sensitivity against electron dosage of buried semiconductor features
Maseeh Mukhtar, Bradley Thiel
Author Affiliations +
Abstract
In fabrication, overlay measurements of semiconductor device patterns have conventionally been performed using optical methods. Beginning with image-based techniques using box-in-box to the more recent diffraction-based overlay (DBO). Alternatively, use of SEM overlay is under consideration for in-device overlay. Two main application spaces are measurement features from multiple mask levels on the same surface and buried features. Modern CD-SEMs are adept at measuring overlay for cases where all features are on the surface. In order to measure overlay of buried features, HV-SEM is needed. Gate-to-fin and BEOL overlay are important use cases for this technique. A JMONSEL simulation exercise was performed for these two cases using 10 nm line/space gratings of graduated increase in depth of burial. Backscattered energy loss results of these simulations were used to calculate the sensitivity measurements of buried features versus electron dosage for an array of electron beam voltages.
© (2018) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Maseeh Mukhtar and Bradley Thiel "Backscattered electron simulations to evaluate sensitivity against electron dosage of buried semiconductor features", Proc. SPIE 10585, Metrology, Inspection, and Process Control for Microlithography XXXII, 105852L (13 March 2018); https://doi.org/10.1117/12.2314665
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Overlay metrology

Silica

Monte Carlo methods

3D modeling

Semiconductors

Copper

Scanning electron microscopy

Back to Top