Presentation + Paper
3 October 2018 Integration via 3rd dimension: 3D power scaling
Author Affiliations +
Abstract
“Geometrical Scaling” of MOS transistors supported the growth of the electronics industry for over 25 years (1975~2000) in accordance with Moore’s Law. The NTRS identified in the mid-90s major upcoming material and structural limitations of the silicon-gate transistor. To solve these problems the ITRS was formed in 1998 and the concepts of strained silicon, high-κ/metal gate, FinFET, and introduction of other semiconductor materials under “Equivalent Scaling” were identified as possible solutions to overcome these limitations. By 2011 all these new innovative technologies had been introduced into manufacturing. This approach has giving the semiconductor industry another 25 years (2000~2025) of growth. Realization of continuously smaller horizontal (2D) features will reach fundamental limits by ~2025. Flash producers have already transformed the realization of transistors from the horizontal dimension to the vertical dimension to solve this problem. Logic producers will follow. IRDS assessed that “3D Power Scaling” will extend Moore’s Law for at least another 15 years (2025~2040). How would implementation of 3D transistor and circuit affect lithographic requirements?
Conference Presentation
© (2018) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Paolo A. Gargini "Integration via 3rd dimension: 3D power scaling", Proc. SPIE 10809, International Conference on Extreme Ultraviolet Lithography 2018, 1080914 (3 October 2018); https://doi.org/10.1117/12.2501283
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Transistors

Lithography

Manufacturing

Silicon

Semiconductors

Molybdenum

Extreme ultraviolet

RELATED CONTENT

DSA patterning options for logics and memory applications
Proceedings of SPIE (March 27 2017)
Lithography and the future of Moore's law
Proceedings of SPIE (June 09 1995)
Line end design intent estimation using curves
Proceedings of SPIE (May 05 2005)
The end of the semiconductor industry as we know it
Proceedings of SPIE (June 16 2003)
Foundry technology trend
Proceedings of SPIE (September 03 1998)

Back to Top