Paper
7 May 2019 Fabrication of high aspect ratio bumps for focal plane arrays applications
Wei Zhang, Paul Bereznycky, Manuel Morales, Wei Huang, Doug Malchow, John Liobe, Scott Endicter, Michael Caro, Michael J. Evans, Sean Houlihan
Author Affiliations +
Abstract
For ultra-fine pixel pitch focal plane array (FPA) applications, flip-chip hybridization has advantages including high I/O density and short distance between the photodiode array (PDA) and the readout integrated circuit (ROIC). Indium has become the primary interconnect material because of its high ductility at low temperature. Successful mating of large format die becomes increasingly difficult, however, for finer pitch applications where bumps are shorter, as tolerance for bowing is low. Simultaneously, the epoxy filling process for large image format, hybridized focal planes becomes more challenging. These constraints call for tall indium bumps with high aspect ratio to accommodate die bowing and provide larger openings for the flow of fill epoxy. A process for the fabrication of highly uniform, high aspect ratio (height:diameter) indium bumps has been developed by Sensors Unlimited Inc. (SUI), a Collins Aerospace Company. The grain size of the deposited indium metal is minimized by optimizing process parameters as well as introducing intermediate metal layers underneath the indium bumps. Anisotropic deposition has been achieved by optimizing deposition rate and controlling substrate parameters. Indium bumps with aspect ratios over 2:1 and flat bump heads have been achieved. The developed bump process has been successfully applied to the fabrication of high resolution indium gallium arsenide (InGaAs) FPAs. Key control parameters for bump formation will be discussed in this paper.
© (2019) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Wei Zhang, Paul Bereznycky, Manuel Morales, Wei Huang, Doug Malchow, John Liobe, Scott Endicter, Michael Caro, Michael J. Evans, and Sean Houlihan "Fabrication of high aspect ratio bumps for focal plane arrays applications", Proc. SPIE 11002, Infrared Technology and Applications XLV, 110022F (7 May 2019); https://doi.org/10.1117/12.2519202
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Metals

Indium

Readout integrated circuits

Deposition processes

Coating

Semiconducting wafers

RELATED CONTENT

Alkaline fuel cell with nitride membrane
Proceedings of SPIE (June 02 2017)
High yield thin GaN LED using metal bonding and laser...
Proceedings of SPIE (October 15 2012)
Planarization of deep trenches
Proceedings of SPIE (September 28 2001)
In-situ process monitoring in metal deposition processes
Proceedings of SPIE (September 19 1995)
Ge:Ga far-infrared photoconductor 2D direct hybrid array
Proceedings of SPIE (August 21 1998)

Back to Top