Phase-modulated collinear holographic storage is promising high storage density at cost of high raw bit error rate. We first performed a simulation to analyze the bit-error-rate characteristics of phase-modulated collinear holographic storage under different noise intensity. To ensure high storage capacity with acceptable user biterror-rate, LDPC (Low Density Parity Check Code) is introduced to ensure data reliability. We further analyze the LDPC code error correction performance under different factors and determine the appropriate hardware parameters for the LDPC decoder. Finally, we use High Level Synthesis to fast implement and optimize an LDPC FPGA-based hardware decoder, named as HDecoder. HDecoder achieves 204Mbps decoding throughput, 150x and 4850x higher than CPU-based software decoder and the HLS-based vanilla hardware decoder. Compare to HLS-based vanilla LDPC decoder, HDecoder consumes 55x lower hardware resource per Mbps.
|