Orthogonal array pillar process development for high density 4F2 memory cells at 40nm pitch and beyond

Murat Pak; Wesley Zanders; Patrick Wong; Sandip Halder; Romuald Blanc; Laurent Souriau; Jeonghoon Lee; Gouri Sankar Kar

doi:10.1117/12.2618761

26 May 2022 Orthogonal array pillar process development for high density 4F2 memory cells at 40nm pitch and beyond

Murat Pak, Wesley Zanders, Patrick Wong, Sandip Halder, Romuald Blanc, Laurent Souriau, Jeonghoon Lee, Gouri Sankar Kar

Author Affiliations +

Proceedings Volume 12051, Optical and EUV Nanolithography XXXV; 120510J (2022) https://doi.org/10.1117/12.2618761
Event: SPIE Advanced Lithography + Patterning, 2022, San Jose, California, United States

Abstract

The use of a 4F² cell configuration which enables higher densification is common in emerging memory devices. The pitch scaling and the robustness of these devices mainly rely on the patterning of the orthogonal array vertical pillar process. In this paper, we screen several lithography process approaches to optimize the 40nm pitch pillar patterning using single exposure EUV (extreme ultraviolet) lithography. The results show that with the optimized 40nm pitch process roughly 0.6nm 3-Sigma WCDU (wafer critical dimension uniformity) and 1.4nm 3-Sigma LCDU (local critical dimension uniformity) can be obtained post-litho for 21.1nm mean CD (critical dimension). Post-etch patterning with the best process shows 1.8nm 3-Sigma WCDU and 1.3nm 3-Sigma LCDU at 17.2nm mean CD. Smaller pitches have also been explored to identify the limits of the single EUV lithography process. Structures at 34nm pitch have shown high amount of pillar collapse. For 36nm pitch, on the other hand, a reasonable litho performance could be obtained with slightly boosted CD. The post-litho results show that with the optimized 36nm pitch process 0.4nm 3-Sigma WCDU and 1.4nm 3-Sigma LCDU can be obtained for 19.1nm mean CD.

Citation Download Citation

Murat Pak, Wesley Zanders, Patrick Wong, Sandip Halder, Romuald Blanc, Laurent Souriau, Jeonghoon Lee, and Gouri Sankar Kar "Orthogonal array pillar process development for high density 4F2 memory cells at 40nm pitch and beyond", Proc. SPIE 12051, Optical and EUV Nanolithography XXXV, 120510J (26 May 2022); https://doi.org/10.1117/12.2618761

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

;

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
11 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Semiconducting wafers

Photoresist materials

Array processing

Extreme ultraviolet lithography

Optical lithography

Finite element methods

Critical dimension metrology

Show All Keywords

Keywords/Phrases

Search In:

Publication Years