CONFERENCE PROCEEDINGS
Advanced Search
Home > Proceedings > Volume 12053 > Article
Paper
26 May 2022 Overlay challenges in 3D heterogeneous integration
Yoav Grauer, Andy Miller, Douglas Charles La Tulipe, Amnon Manassen, Shlomo Eisenbach, Ohad Bachar, Roel Gronheid
Author Affiliations +
Proceedings Volume 12053, Metrology, Inspection, and Process Control XXXVI; 120530D (2022) https://doi.org/10.1117/12.2608319
Event: SPIE Advanced Lithography + Patterning, 2022, San Jose, California, United States
Abstract
3D heterogeneous integration is an evolving segment of the world semiconductor industry roadmap to enable improvements in device performance beyond Moore’s law expectations. These “More than Moore” (MtM) performance enhancements have the potential for realizing dramatic improvements in communication bandwidth, design flexibility that enables new system architectures on-chip or at the wafer level, and overall cost reduction. 3D heterogeneous integration strives to increase electrical connectivity through pitch and contact dimensional scaling to enable <10μm pitch solder bump scaling, and sub-micrometer hybrid Cu/dielectric fusion bond connectivity. Integration options include wafer to wafer (W2W), pick-and-place (P&P), and die to wafer (D2W) assembly strategies. Enhanced process capability and systems architecture imposes new overlay (OVL) metrology challenges to address variable silicon substrate thickness, stressinduced wafer or die distortions, and tight OVL error specifications. In this work, we will cover the OVL trends and challenges surrounding this evolving segment. We will cover different OVL aspects such as accuracy, measurability, reproducibility, and throughput and discuss their impact on pre and post-bonding error budgets.
© (2022) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Citation Download Citation
Yoav Grauer, Andy Miller, Douglas Charles La Tulipe, Amnon Manassen, Shlomo Eisenbach, Ohad Bachar, and Roel Gronheid "Overlay challenges in 3D heterogeneous integration", Proc. SPIE 12053, Metrology, Inspection, and Process Control XXXVI, 120530D (26 May 2022); https://doi.org/10.1117/12.2608319
ACCESS THE FULL ARTICLE
ORGANIZATIONAL
Sign in with credentials provided by your organization.
INSTITUTIONAL
Select your institution to access the SPIE Digital Library.
SELECT YOUR INSTITUTION
PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
PERSONAL SIGN IN
No SPIE Account? Create one
PURCHASE THIS CONTENT
SUBSCRIBE TO DIGITAL LIBRARY
50 downloads per 1-year subscription
Members: $195
Non-members: $335 ADD TO CART
25 downloads per 1 - year subscription
Members: $145
Non-members: $250 ADD TO CART
PURCHASE SINGLE ARTICLE
Includes PDF, HTML & Video, when available
Members: $17.00
Non-members: $21.00 ADD TO CART
PROCEEDINGS
 17 PAGES
DOWNLOAD PAPER SAVE TO MY LIBRARY
GET CITATION
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Semiconducting wafers
Metrology
Wafer bonding
Silicon
3D metrology
Packaging
Optical alignment
RELATED CONTENT
Subscribe to Digital Library
Receive Erratum Email Alert
Back to Top