P heterostructure field effect transistors

Kwyro Lee; Michael S. Shur

doi:10.1117/12.20927

1 August 1990 P heterostructure field effect transistors

Kwyro Lee, Michael S. Shur

Proceedings Volume 1288, High-Speed Electronics and Device Scaling; (1990) https://doi.org/10.1117/12.20927
Event: Advances in Semiconductors and Superconductors: Physics Toward Devices Applications, 1990, San Diego, CA, United States

Abstract

We propose a new Heterostructure Field Effect Transistor (HFET) structure. The proposed device is a quantum-well HFET with a p+ gate and fairly heavily doped p-type buffer. We call this device a TC-HFET meaning p-type Insulated gate HFET. The effective barrier height in a TC-HFET is considerably larger than in other compound semiconductor FETs and the gate current and real space transfer problem at maximum gate voltage swing can be made negligible even at room temperature. Based on the trade-off between the noise margin and speed, we propose 0.7 V and 1.5 V as the minimum power supply voltages for the direct coupled FET logic at 77 and 300 K, respectively. Our calculations demonstrate that this TC- HFET technology can meet all requirements for VLSI applications and that high electron velocity and mobility in TC-HFETS lead to an increase in speed of output drivers by a factor of four at 77 K and a factor of 10 at 300 K (compared to Si NMOS which is faster than CMOS). The full advantages of TC-HFET technology can be only realized on a submicron scale where source and drain series resistances play a dominant role in determining the noise margin. This leads to the necessity to modify both the device design and fabrication process for better control of series resistance uniformity. In order to reduce the series resistances, we propose new self-aligned fabrication processes for TC-HFETS such as a modified SAINT process and a modified T-gate process.

Citation Download Citation

Kwyro Lee and Michael S. Shur "P heterostructure field effect transistors", Proc. SPIE 1288, High-Speed Electronics and Device Scaling, (1 August 1990); https://doi.org/10.1117/12.20927

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
11 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Field effect transistors

Silicon

Very large scale integration

Resistance

Gallium arsenide

Logic

Power supplies

Show All Keywords

Keywords/Phrases

Search In:

Publication Years