Low-power analog-to-digital converter

Paul Ernest Green

doi:10.1117/12.23013

1 November 1990 Low-power analog-to-digital converter

Paul Ernest Green

Proceedings Volume 1339, Materials, Devices, Techniques, and Applications for Z-Plane Focal Plane Array Technology II; (1990) https://doi.org/10.1117/12.23013
Event: 34th Annual International Technical Symposium on Optical and Optoelectronic Applied Science and Engineering, 1990, San Diego, CA, United States

Abstract

This paper describes the design and testing of a low power Analog to Digital converter. In the design of Z-Plane focal plane array technology the consumption of power by circuitry in the signal processing electronics, that are part of the Z-Plane, is a primary limiting factor in the overall Z-Plane system signal processing architecture. The Analog to Digital converter was designed by applying charge-coupled device (CCD) technology to the binary weighing problem. The Analog to Digital converter is, with the exception of the comparator, an all digital CMOS design. The design concepts are discussed along with preliminary test results.

Citation Download Citation

Paul Ernest Green "Low-power analog-to-digital converter", Proc. SPIE 1339, Materials, Devices, Techniques, and Applications for Z-Plane Focal Plane Array Technology II, (1 November 1990); https://doi.org/10.1117/12.23013

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available