Paper
17 January 1997 Design methodology for programmable video signal processors
Andrew Wolfe, Wayne H. Wolf, Santanu Dutta, Jason E. Fritts
Author Affiliations +
Proceedings Volume 3021, Multimedia Hardware Architectures 1997; (1997) https://doi.org/10.1117/12.263523
Event: Electronic Imaging '97, 1997, San Jose, CA, United States
Abstract
This paper presents a design methodology for a high- performance, programmable video signal processor (VSP). The proposed design methodology explores both technology-driven hardware tradeoffs and application-driven architectural tradeoffs for optimizing cost and performance within a class of processor architectures. In particular, this methodology allows concurrent consideration of these competing factors at different levels of design sophistication, ranging from early design exploration towards full processor simulation. We present the results of this methodology for an aggressive very-long-instruction-word (VLIW) video signal processor design and discuss its utility for other programmable signal processor designs.
© (1997) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Andrew Wolfe, Wayne H. Wolf, Santanu Dutta, and Jason E. Fritts "Design methodology for programmable video signal processors", Proc. SPIE 3021, Multimedia Hardware Architectures 1997, (17 January 1997); https://doi.org/10.1117/12.263523
Lens.org Logo
CITATIONS
Cited by 3 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Signal processing

Video processing

Computer aided design

Video

Digital signal processing

Video compression

RGB color model

RELATED CONTENT

Real-time motion compensating TV-to-HDTV converter
Proceedings of SPIE (September 16 1994)
Single board H.261 video codec
Proceedings of SPIE (February 17 1995)
DSP-based hardware for real-time video coding
Proceedings of SPIE (April 30 1992)

Back to Top