High-speed wavelet implementation with field-programmable logic

Uwe Meyer-Baese; Fred J. Taylor

doi:10.1117/12.342933

22 March 1999 High-speed wavelet implementation with field-programmable logic

Uwe Meyer-Baese, Fred J. Taylor

Proceedings Volume 3723, Wavelet Applications VI; (1999) https://doi.org/10.1117/12.342933
Event: AeroSense '99, 1999, Orlando, FL, United States

Abstract

Field-Programmable-Logic (FPL) is on the verge of revolutionizing digital signal processing (DSP) in a manner that programmable DSP microprocessors did nearly two decades ago. While FPL densities and performance have steadily improved to the point where some DSP solutions can be integrated into a single FPL chip, they still have limited the use in high-precision high-bandwidth applications. In this paper it is shown that alternative implementation strategies can be found which overcome the precision/bandwidth barrier. The design of Daubechies length 4 and 8 filter is presented to compare FPL and programmable DSP solutions.

Citation Download Citation

Uwe Meyer-Baese and Fred J. Taylor "High-speed wavelet implementation with field-programmable logic", Proc. SPIE 3723, Wavelet Applications VI, (22 March 1999); https://doi.org/10.1117/12.342933

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available