Paper
3 November 1999 Architectures for parallel DSP-based adaptive optics feedback control
Daniel F. McCarthy
Author Affiliations +
Abstract
We have developed a digital image processing system for real-time digital image processing feedback control of adaptive optics systems and simulation of optical image processing algorithms. The system uses multi-computer architecture to capture data from an imaging device such as a charge coupled device camera, process the image data, and control a spatial light-modulator, typically a liquid crystal modulator or a micro-electro mechanical system. The system is a Windows NT Pentium-based system combined with a commercial off-the-shelf peripheral component interconnect bus multi-processor system. The multi-processor is based on the Analog Devices super Harvard architecture computer (SHARC) processor, and field programmable gate arrays (FPGAs). The SHARCs provide a scalable reconfigurable C language-based digital signal processing (DSP) development environment. The FPGAs are typically used as reprogrammable interface controllers designed to integrate several off-the- shelf and custom imagers and light modulators into the system. The FPGAs can also be used in concert with the SHARCs for implementation of application-specific high-speed DSP algorithms.
© (1999) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Daniel F. McCarthy "Architectures for parallel DSP-based adaptive optics feedback control", Proc. SPIE 3760, High-Resolution Wavefront Control: Methods, Devices, and Applications, (3 November 1999); https://doi.org/10.1117/12.367581
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Field programmable gate arrays

Cameras

Digital signal processing

Image processing

Imaging systems

Data processing

Telecommunications

RELATED CONTENT

Real-time lane detector hardware system
Proceedings of SPIE (May 10 2007)
Embedded system based driver drowsiness detection system
Proceedings of SPIE (February 26 2010)
High-speed DSP low-light-level video processing system
Proceedings of SPIE (August 30 2002)

Back to Top