Paper
2 June 2000 Metric for process optimization on substrates with transparent stacks in optical lithography
Brian Martin, Graham G. Arthur
Author Affiliations +
Abstract
A new metric for set-up of resist processes on transparent films is described using CMOS active area layer as a test vehicle for lithography simulations. Results show that the metric Es/Ec, where Es is exposure to size and Ec exposure to clear a high resolution feature, is more useful than the conventional ratio Es/Eo and where Eo is exposure to clear an open field area. High values of Es/Ec can protect against resist scumming if film thicknesses are chosen correctly, but if not accounted for at the sub-half-micron scale can be as low as 1.1. Where film thicknesses predict low Es/Ec, the ratio can be increased by use of bottom ARC.
© (2000) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Brian Martin and Graham G. Arthur "Metric for process optimization on substrates with transparent stacks in optical lithography", Proc. SPIE 3998, Metrology, Inspection, and Process Control for Microlithography XIV, (2 June 2000); https://doi.org/10.1117/12.386517
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photoresist processing

Optical lithography

Silicon

Einsteinium

Photoresist materials

Standards development

Interfaces

Back to Top