Paper
22 October 2001 Rapid prototyping of update algorithm of discrete Fourier transform for real-time signal processing
Yogendra P. Kakad, Barry G. Sherlock, Krishnan V. Chatapuram, Stephen Bishop
Author Affiliations +
Abstract
An algorithm is developed in the companion paper, to update the existing DFT to represent the new data series that results when a new signal point is received. Updating the DFT in this way uses less computation than directly evaluating the DFT using the FFT algorithm, This reduces the computational order by a factor of log2 N. The algorithm is able to work in the presence of data window function, for use with rectangular window, the split triangular, Hanning, Hamming, and Blackman windows. In this paper, a hardware implementation of this algorithm, using FPGA technology, is outlined. Unlike traditional fully customized VLSI circuits, FPGAs represent a technical break through in the corresponding industry. The FPGA implements thousands of gates of logic in a single IC chip and it can be programmed by users at their site in a few seconds or less depending on the type of device used. The risk is low and the development time is short. The advantages have made FPGAs very popular for rapid prototyping of algorithms in the area of digital communication, digital signal processing, and image processing. Our paper addresses the related issues of implementation using hardware descriptive language in the development of the design and the subsequent downloading on the programmable hardware chip.
© (2001) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Yogendra P. Kakad, Barry G. Sherlock, Krishnan V. Chatapuram, and Stephen Bishop "Rapid prototyping of update algorithm of discrete Fourier transform for real-time signal processing", Proc. SPIE 4379, Automatic Target Recognition XI, (22 October 2001); https://doi.org/10.1117/12.445399
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Field programmable gate arrays

Signal processing

Fourier transforms

Rapid manufacturing

Algorithm development

Clocks

Logic

RELATED CONTENT

New one-hot RNS structures for high-speed signal processing
Proceedings of SPIE (December 06 2002)
Multiprocessor platform for signal processing
Proceedings of SPIE (July 17 1998)
Rethinking image registration on customizable hardware
Proceedings of SPIE (August 27 2010)
Systolic Array Processor Implementation
Proceedings of SPIE (July 30 1982)
A VLSI architecture for real time signal FFT based on...
Proceedings of SPIE (October 01 2011)

Back to Top