Mask defect specifications with fail-bit-map analysis

Shinji Yamaguchi; Eiji Yamanaka; Hiroyuki Morinaga; Kohji Hashimoto; Takashi Sakamoto; Akira Hamaguchi; Satoru Matsumoto; Osamu Ikenaga; Soichi Inoue

doi:10.1117/12.467900

27 December 2002 Mask Defect Specifications with Fail-Bit-Map Analysis

Shinji Yamaguchi, Eiji Yamanaka, Hiroyuki Morinaga, Kohji Hashimoto, Takashi Sakamoto, Akira Hamaguchi, Satoru Matsumoto, Osamu Ikenaga, Soichi Inoue

Author Affiliations +

Proceedings Volume 4889, 22nd Annual BACUS Symposium on Photomask Technology; (2002) https://doi.org/10.1117/12.467900
Event: Photomask Technology 2002, 2002, Monterey, CA, United States

Abstract

A new mask methodology of mask defect specifications by fail-bit-map (FBM) analysis of LSI devices was proposed. In this paper, concept of new mask defect specifications based on the FBM analysis is shown and impacts on LSI devices of mask defects are studied and the new methodology for next generation is applied. The new mask defect specifications were implemented in a gate-level mask with defects programmed into a 0.175μm-rule DRAM fabrication process, as follows, Firstly, the programmed defects varied in terms of the types, locations and sizes were designed into the memory cell area on the 0.175μm-rule DRAM gate-level mask. Secondly, the gate-level mask with programmed defects was fabricated with conventional mask process flow and the actual mask defect sizes were measured. Thirdly, exposures of the gate-level mask were carried out with conventional 0.175μm-rule DRAM process. Finally, the large impacts on CDs caused by mask defect printability on wafers were clarified and FBM analysis was performed to characterize the relationship among the actual mask defect variations, the CD variations and electrical function of 0.175μm-rule DRAM. This relationship can facilitate determination of the mask defect specifications on 0.175μm-rule DRAM and also likely contribute to estimate next-generation defect specifications. According to the results of the above procedure, the mask defect specifications for opaque defects should be generally tighter than those for clear defects in view of the printability on the wafers and the FBM analysis. Nevertheless, the FBM results suggested that current mask inspection sensitivity for clear defects was too high. With the new methodology, in regard to the impacts of mask defects not only on wafer CDs but also on LSI devices, we have succeeded in obtaining useful results for the mask defect specifications.

Citation Download Citation

Shinji Yamaguchi, Eiji Yamanaka, Hiroyuki Morinaga, Kohji Hashimoto, Takashi Sakamoto, Akira Hamaguchi, Satoru Matsumoto, Osamu Ikenaga, and Soichi Inoue "Mask Defect Specifications with Fail-Bit-Map Analysis", Proc. SPIE 4889, 22nd Annual BACUS Symposium on Photomask Technology, (27 December 2002); https://doi.org/10.1117/12.467900

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available