Controlling line-edge rougness to within reasonable limits

Jonathan L. Cobb; Shahid Rauf; Aaron Thean; S. Dakshina-Murthy; Tab Stephens; Colita Parker; Richard D. Peters; Vivek Rao

doi:10.1117/12.485169

12 June 2003 Controlling line-edge rougness to within reasonable limits

Jonathan L. Cobb, Shahid Rauf, Aaron Thean, S. Dakshina-Murthy, Tab Stephens, Colita Parker, Richard D. Peters, Vivek Rao

Author Affiliations +

Proceedings Volume 5039, Advances in Resist Technology and Processing XX; (2003) https://doi.org/10.1117/12.485169
Event: Microlithography 2003, 2003, Santa Clara, California, United States

Abstract

The 2001 edition of the International Technology Roadmap for Semiconductors establishes line-edge roughness (LER) requirements for patterned resist lines. Little is known, however, about how LER affects device performance or about how much LER is acceptable for a given technology. Our work seeks to answer these questions by combining process modeling, three-dimensional (3D) device modeling, and experiment to investigate the amount of LER that can be varied by process conditions and the levels to which LER must be controlled. Our process models show the expected trade-offs between resist diffusion, LER, and resolution, and they show that much of the high-frequency, high-amplitude roughness can be reduced through appropriate etch and implant diffusion processes. The low-frequency roughness, on the other hand, is much harder to eliminate. Experimentally, we have found that the aerial image quality and the etch process have the largest effect on the edge roughness transferred to polysilicon lines, and the roughness after etch is distributed over a broad range of frequencies. The 3D device models indicate that the amount of roughness that gets transferred to the junctions will dominate the electrical behavior, and the effects will likely be different for PMOS devices than NMOS devices.

Citation Download Citation

Jonathan L. Cobb, Shahid Rauf, Aaron Thean, S. Dakshina-Murthy, Tab Stephens, Colita Parker, Richard D. Peters, and Vivek Rao "Controlling line-edge rougness to within reasonable limits", Proc. SPIE 5039, Advances in Resist Technology and Processing XX, (12 June 2003); https://doi.org/10.1117/12.485169

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available