Paper
31 May 2005 Progress in the development of vertically integrated sensor arrays (Invited Paper)
Author Affiliations +
Abstract
The demand continues to grow for small, compact imaging sensors, which include new capabilities, such as response in multiple spectral bands, increased sensitivity, wide high dynamic range, and operating at room temperature. These goals are dependant upon novel concepts in sensor technology, especially advanced electronic processing integrated with the sensor. On-focal plane processing is especially important to realize the full potential of the sensor. Since the area available for focal plane processing is extremely limited, a new paradigm in sensor electronic read-out technology is necessary to bridge the gap between multi-functional, high performance detector arrays and the off-focal plane processing. The Vertically Integrated Sensor Array (VISA) Program addresses this need through development of pixel-to-pixel interconnected silicon processors at the detector, thus expanding the area available for signal and image processing. The VISA Program addresses not only the array interconnection technology, but also investigates circuit development adapted to this new three-dimensional focal plane architecture. This paper reviews progress in the first phase of the program and outlines direction for demonstrations of vertically integrated sensor arrays.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Raymond Balcerak and Stuart Horn "Progress in the development of vertically integrated sensor arrays (Invited Paper)", Proc. SPIE 5783, Infrared Technology and Applications XXXI, (31 May 2005); https://doi.org/10.1117/12.609465
Lens.org Logo
CITATIONS
Cited by 23 scholarly publications and 1 patent.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Sensors

Semiconducting wafers

Silicon

Staring arrays

Signal processing

Dielectrics

Etching

RELATED CONTENT

Stress analysis of a standard CMOS process
Proceedings of SPIE (September 29 1999)
Microfabrication of acoustic-wave devices
Proceedings of SPIE (September 05 1997)
MMST development for HgCdTe FPA manufacture
Proceedings of SPIE (August 12 1992)
Silicon integrated microsensors
Proceedings of SPIE (March 02 1993)

Back to Top