Architecture for hardware driven image inspection based on FPGAs

Johannes Fürtler; Jörg Brodersen; Peter Rössler; Konrad J. Mayer; Gerhard Cadek; Christian Eckel; Herbert Nachtnebel

doi:10.1117/12.642797

15 February 2006 Architecture for hardware driven image inspection based on FPGAs

Johannes Fürtler, Jörg Brodersen, Peter Rössler, Konrad J. Mayer, Gerhard Cadek, Christian Eckel, Herbert Nachtnebel

Author Affiliations +

Proceedings Volume 6063, Real-Time Image Processing 2006; 60630D (2006) https://doi.org/10.1117/12.642797
Event: Electronic Imaging 2006, 2006, San Jose, California, United States

Abstract

Requirements for contemporary print inspection systems for industrial applications include, among others, high throughput, examination of fine details of the print, and inspection from various perspectives and different spectral sensitivity. Therefore, an optical inspection system for such tasks has to be equipped with several high-speed/high-resolution cameras, each acquiring hundreds of megabytes of data per second. This paper presents an inspection system which meets the given requirements by exploiting data parallelism and algorithmic parallelism. This is achieved by using complex field-programmable gate arrays (FPGA) for image processing. The scalable system consists of several processing modules, each representing a pair of a FPGA and a digital signal processor. The main chapters of the paper focus on the functionality implemented in the FPGA. The image processing algorithms include flat-field correction, lens distortion correction, image pyramid generation, neighborhood operations, a programmable arithmetic unit, and a geometry unit. Due to shortage of on-chip memory, a multi-port memory concept for buffering streams of data between off-chip and on-chip memories is used. Furthermore, performance measurements of the processing module are presented.

Citation Download Citation

Johannes Fürtler, Jörg Brodersen, Peter Rössler, Konrad J. Mayer, Gerhard Cadek, Christian Eckel, and Herbert Nachtnebel "Architecture for hardware driven image inspection based on FPGAs", Proc. SPIE 6063, Real-Time Image Processing 2006, 60630D (15 February 2006); https://doi.org/10.1117/12.642797

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

;

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE