Paper
11 January 2007 An RNS public key cryptography accelerator
Tom A. Coleman, James A. Kitchener, David L. Pudney, Kelvin D. Wauchope, Braden J. Phillips
Author Affiliations +
Proceedings Volume 6414, Smart Structures, Devices, and Systems III; 641422 (2007) https://doi.org/10.1117/12.695962
Event: SPIE Smart Materials, Nano- and Micro-Smart Systems, 2006, Adelaide, Australia
Abstract
A new design of a hardware accelerator for RSA cryptography is described. The accelerator performs long integer (1024-bit) modular exponentiation using the Residue Number System (RNS). It is implemented on an FPGA and interfaced to a host PC via the PCI bus. The accelerator uses the RNS to break the long operands into short channels that are processed in parallel. The performance of this architecture is evaluated and the potential for its further improvement is discussed.
© (2007) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Tom A. Coleman, James A. Kitchener, David L. Pudney, Kelvin D. Wauchope, and Braden J. Phillips "An RNS public key cryptography accelerator", Proc. SPIE 6414, Smart Structures, Devices, and Systems III, 641422 (11 January 2007); https://doi.org/10.1117/12.695962
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Radon

Field programmable gate arrays

Digital signal processing

Cryptography

Logic

Clocks

Binary data

RELATED CONTENT

Algorithmic synthesis using Python compiler
Proceedings of SPIE (September 11 2015)
Hardware-based image processing library for Virtex FPGA
Proceedings of SPIE (October 06 2000)
Novel kind of DSP design method based on IP core
Proceedings of SPIE (April 19 2004)
Rethinking image registration on customizable hardware
Proceedings of SPIE (August 27 2010)
A merged modular/nonmodular multiplier
Proceedings of SPIE (February 28 2005)

Back to Top