Application of enhanced dynamic fragmentation to minimize false error from post OPC verification

Jae-Hyun Kang; Sang uk Lee; Jeahee Kim; Keeho Kim

doi:10.1117/12.711950

21 March 2007 Application of enhanced dynamic fragmentation to minimize false error from post OPC verification

Jae-Hyun Kang, Sang uk Lee, Jeahee Kim, Keeho Kim

Author Affiliations +

Proceedings Volume 6521, Design for Manufacturability through Design-Process Integration; 65210U (2007) https://doi.org/10.1117/12.711950
Event: SPIE Advanced Lithography, 2007, San Jose, California, United States

Abstract

Conventional OPC fragmentation method operates under a set of simple guiding principles. All patterns are to be uniform in finite size from edge of polygon. Within each fragment, the intensity profile (aerial image) and edge-placement error (EPE) are calculated at a settled location. Finally, the length of the entire fragment is moved to correct for the EPE at that location. This is to be often against simulation like a model based OPC. In the strict sense, model based OPC is depended on simulation results not only moving of all fragments in the layout are reduced to zero but also dividing of all polygon edges. This drastically increased data volume and the computation time required to perform OPC. Therefore, more powerful fragmentation mechanism will be one of major factors for the success of OPC process. In this study, a new approach of fragmentation has been tested, which reduces OPC correction error. First, we check the weak point of all patterns using slope, EPE, MEEF and contrast. Second, weak points apply high frequency fragmentation based on simulation contour images. The others are divided into normal correction recipe. This improves to accurate OPC correction for weak point which can divide a fine classification. It also is possible to reduce OPC time for non critical pattern applied moderate fragmentation.

Citation Download Citation

Jae-Hyun Kang, Sang uk Lee, Jeahee Kim, and Keeho Kim "Application of enhanced dynamic fragmentation to minimize false error from post OPC verification", Proc. SPIE 6521, Design for Manufacturability through Design-Process Integration, 65210U (21 March 2007); https://doi.org/10.1117/12.711950

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

;

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE