Paper
16 March 2009 Manufacturability of ILT patterns in low-NA 193nm environment
Author Affiliations +
Abstract
With escalating costs of higher-NA exposure tools, lithography engineers are forced to evaluate life-span extension of currently available lower-NA exposure tools. In addition to common resolution enhancement techniques such as off-axis illumination, edge movement, or applying sub-resolution assist features, Inverse Lithography Technology (ILT) tools available commercially at this moment offer means of extending current in-house tool resolution and enlarging process window for random as well as periodic mask patterns. In this paper we explore ILT pattern simplification procedures and model calibration for a range of illumination conditions. We study random pattern fidelity and critical dimension stability across process window for 65nm contact layer, and compare silicon results for both conventional optical proximity correction and inverse lithography techniques.
© (2009) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
ChinTeong Lim, Vlad Temchenko, Ingo Meusel, Dieter Kaiser, Jens Schneider, and Martin Niehoff "Manufacturability of ILT patterns in low-NA 193nm environment", Proc. SPIE 7274, Optical Microlithography XXII, 727439 (16 March 2009); https://doi.org/10.1117/12.814144
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photomasks

Optical proximity correction

Lithography

Resolution enhancement technologies

Manufacturing

Lithographic illumination

Semiconducting wafers

RELATED CONTENT

Using heuristic optimization to set SRAF rules
Proceedings of SPIE (March 24 2017)
How to print 100 nm contact hole with low NA...
Proceedings of SPIE (May 14 2004)
Pre-OPC layout decomposition for improved image fidelity
Proceedings of SPIE (March 16 2009)
Programmable RET mask layout verification
Proceedings of SPIE (December 27 2002)
Automatic OPC mask shape repair
Proceedings of SPIE (March 21 2007)
Lithography yield check for IC design
Proceedings of SPIE (May 05 2005)

Back to Top