Paper
6 March 2009 Hierarchical modeling of spatial variability with a 45nm example
Author Affiliations +
Abstract
In previous publications we have proposed a hierarchical variability model and verified it with 90nm test data. This model is now validated with a new set of 45nm test chips. A mixed sampling scheme with both sparse and exhaustive measurements is designed to capture both wafer level and chip level variations. Statistical analysis shows that the acrosswafer systematic function can be sufficiently described as parabolic, while the within-die systematic variation is now very small, with no discernible systematic component. Analysis of pattern dependent effects on leakage current shows that systematic pattern-to-pattern LEFF variation is almost eliminated by optical proximity correction (OPC), but stressrelated variation is not. Intentionally introduced gate length offset between two wafers in our dataset provides insight to device parameter variability and sheds additional light on the underlying sources of process variation.
© (2009) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Kun Qian, Borivoje Nikolić, and Costas J. Spanos "Hierarchical modeling of spatial variability with a 45nm example", Proc. SPIE 7275, Design for Manufacturability through Design-Process Integration III, 727505 (6 March 2009); https://doi.org/10.1117/12.814226
Lens.org Logo
CITATIONS
Cited by 11 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Semiconducting wafers

Device simulation

Data modeling

Optical proximity correction

Transistors

Instrument modeling

Statistical analysis

Back to Top