Simplify to survive: prescriptive layouts ensure profitable scaling to 32nm and beyond

Lars Liebmann; Larry Pileggi; Jason Hibbeler; Vyacheslav Rovner; Tejas Jhaveri; Greg Northrop

doi:10.1117/12.814701

12 March 2009 Simplify to survive: prescriptive layouts ensure profitable scaling to 32nm and beyond

Lars Liebmann, Larry Pileggi, Jason Hibbeler, Vyacheslav Rovner, Tejas Jhaveri, Greg Northrop

Proceedings Volume 7275, Design for Manufacturability through Design-Process Integration III; 72750A (2009) https://doi.org/10.1117/12.814701
Event: SPIE Advanced Lithography, 2009, San Jose, California, United States

Abstract

The time-to-market driven need to maintain concurrent process-design co-development, even in spite of discontinuous patterning, process, and device innovation is reiterated. The escalating design rule complexity resulting from increasing layout sensitivities in physical and electrical yield and the resulting risk to profitable technology scaling is reviewed. Shortcomings in traditional Design for Manufacturability (DfM) solutions are identified and contrasted to the highly successful integrated design-technology co-optimization used for SRAM and other memory arrays. The feasibility of extending memory-style design-technology co-optimization, based on a highly simplified layout environment, to logic chips is demonstrated. Layout density benefits, modeled patterning and electrical yield improvements, as well as substantially improved layout simplicity are quantified in a conventional versus template-based design comparison on a 65nm IBM PowerPC 405 microprocessor core. The adaptability of this highly regularized template-based design solution to different yield concerns and design styles is shown in the extension of this work to 32nm with an increased focus on interconnect redundancy. In closing, the work not covered in this paper, focused on the process side of the integrated process-design co-optimization, is introduced.

Citation Download Citation

Lars Liebmann, Larry Pileggi, Jason Hibbeler, Vyacheslav Rovner, Tejas Jhaveri, and Greg Northrop "Simplify to survive: prescriptive layouts ensure profitable scaling to 32nm and beyond", Proc. SPIE 7275, Design for Manufacturability through Design-Process Integration III, 72750A (12 March 2009); https://doi.org/10.1117/12.814701

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available