Paper
8 July 2011 A high performance hardware implementation image encryption with AES algorithm
Ali Farmani, Mohamad Jafari, Seyed Sohrab Miremadi
Author Affiliations +
Proceedings Volume 8009, Third International Conference on Digital Image Processing (ICDIP 2011); 800905 (2011) https://doi.org/10.1117/12.896659
Event: 3rd International Conference on Digital Image Processing, 2011, Chengdu, China
Abstract
This paper describes implementation of a high-speed encryption algorithm with high throughput for encrypting the image. Therefore, we select a highly secured symmetric key encryption algorithm AES(Advanced Encryption Standard), in order to increase the speed and throughput using pipeline technique in four stages, control unit based on logic gates, optimal design of multiplier blocks in mixcolumn phase and simultaneous production keys and rounds. Such procedure makes AES suitable for fast image encryption. Implementation of a 128-bit AES on FPGA of Altra company has been done and the results are as follow: throughput, 6 Gbps in 471MHz. The time of encrypting in tested image with 32*32 size is 1.15ms.
© (2011) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ali Farmani, Mohamad Jafari, and Seyed Sohrab Miremadi "A high performance hardware implementation image encryption with AES algorithm", Proc. SPIE 8009, Third International Conference on Digital Image Processing (ICDIP 2011), 800905 (8 July 2011); https://doi.org/10.1117/12.896659
Lens.org Logo
CITATIONS
Cited by 4 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Image encryption

Symmetric-key encryption

Field programmable gate arrays

Neodymium

Computing systems

Ions

Standards development

Back to Top