Paper
12 May 2011 Scaling trends of single-photon avalanche diode arrays in nanometer CMOS technology
Justin A. Richardson, Eric A. G. Webster, Lindsay A. Grant, Robert K. Henderson
Author Affiliations +
Abstract
A family of scaleable single photon avalanche diode (SPAD) structures in 130nm and 90nm CMOS is presented. Performance trends such as dark count rate (DCR), jitter and breakdown voltage are studied versus active diameter for devices ranging from 32μm down to 2μm. To address pixel pitch we introduce a shared buried n-well approach allowing compact arrays containing both NMOS-transistor readout circuitry and SPAD devices. A pixel pitch of 5μm has been achieved in 90nm CMOS technology, offering the potential for future megapixel single photon image sensors.
© (2011) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Justin A. Richardson, Eric A. G. Webster, Lindsay A. Grant, and Robert K. Henderson "Scaling trends of single-photon avalanche diode arrays in nanometer CMOS technology", Proc. SPIE 8033, Advanced Photon Counting Techniques V, 80330B (12 May 2011); https://doi.org/10.1117/12.884097
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication and 2 patents.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
CMOS technology

Avalanche photodiodes

Transistors

Image sensors

Single photon

Electronics

Sensors

RELATED CONTENT

A novel radiation hard pixel design for space applications
Proceedings of SPIE (November 17 2017)
Autonomous star tracker based on active pixel sensors (APS)
Proceedings of SPIE (November 21 2017)
Log polar image sensor in CMOS technology
Proceedings of SPIE (August 21 1996)
Single-photon Imaging in CMOS
Proceedings of SPIE (August 17 2010)

Back to Top