Analytical modeling of glitch propagation in nanometer ICs

Xavier Gili; Salvador Barceló; Sebastià A. Bota; Jaume Segura

doi:10.1117/12.886448

3 May 2011 Analytical modeling of glitch propagation in nanometer ICs

Xavier Gili, Salvador Barceló, Sebastià A. Bota, Jaume Segura

Proceedings Volume 8067, VLSI Circuits and Systems V; 80670Y (2011) https://doi.org/10.1117/12.886448
Event: SPIE Microtechnologies, 2011, Prague, Czech Republic

Abstract

We present a glitch propagation model that can be used to categorize the propagation likelihood of a given noise waveform trough a logic gate. This analysis is key to predict if a SET induced within a combinational block is capable of causing a SEU. The model predicts the glitch output characteristics given the input noise waveform for each gate in a 65- nm technology library. These noise transfer curves are fitted to known functions to have a simple analytical equation and compute the propagation. Comparison between simulations and model shows a good agreement.

Citation Download Citation

Xavier Gili, Salvador Barceló, Sebastià A. Bota, and Jaume Segura "Analytical modeling of glitch propagation in nanometer ICs", Proc. SPIE 8067, VLSI Circuits and Systems V, 80670Y (3 May 2011); https://doi.org/10.1117/12.886448

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available