DSP code optimization based on cache

Chengfa Xu; Chengcheng Li; Bin Tang

doi:10.1117/12.2010893

20 March 2013 DSP code optimization based on cache

Chengfa Xu, Chengcheng Li, Bin Tang

Proceedings Volume 8768, International Conference on Graphic and Image Processing (ICGIP 2012); 87682Q (2013) https://doi.org/10.1117/12.2010893
Event: 2012 International Conference on Graphic and Image Processing, 2012, Singapore, Singapore

Abstract

DSP program‟s running efficiency on board is often lower than which via the software simulation during the program development, which is mainly resulted from the user‟s improper use and incomplete understanding of the cache-based memory. This paper took the TI TMS320C6455 DSP as an example, analyzed its two-level internal cache, and summarized the methods of code optimization. Processor can achieve its best performance when using these code optimization methods. At last, a specific algorithm application in radar signal processing is proposed. Experiment result shows that these optimization are efficient.

Citation Download Citation

Chengfa Xu, Chengcheng Li, and Bin Tang "DSP code optimization based on cache", Proc. SPIE 8768, International Conference on Graphic and Image Processing (ICGIP 2012), 87682Q (20 March 2013); https://doi.org/10.1117/12.2010893

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available