FPGA-based design of FFT processor and optimization of window-adding

Pan Kai; Jie Song; Qing Zhong

doi:10.1117/12.2206075

14 December 2015 FPGA-based design of FFT processor and optimization of window-adding

Pan Kai, Jie Song, Qing Zhong

Proceedings Volume 9814, MIPPR 2015: Parallel Processing of Images and Optimization; and Medical Imaging Processing; 981408 (2015) https://doi.org/10.1117/12.2206075
Event: Ninth International Symposium on Multispectral Image Processing and Pattern Recognition (MIPPR2015), 2015, Enshi, China

Abstract

A method of implement FFT based on FPGA IP Core is introduced in this paper. In addition, for the spectrum leakage caused by the truncation of the non-integer-period sampling, an improved method of adding window to the input signal to restrain the spectrum leakage is proposed. The design was simulated in the Matlab environment. The results show that the proposed method has good performance with some improvement.

Citation Download Citation

Pan Kai, Jie Song, and Qing Zhong "FPGA-based design of FFT processor and optimization of window-adding", Proc. SPIE 9814, MIPPR 2015: Parallel Processing of Images and Optimization; and Medical Imaging Processing, 981408 (14 December 2015); https://doi.org/10.1117/12.2206075

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available