

# PROCEEDINGS OF SPIE

## ***VLSI Circuits and Systems III***

**Valentín de Armas Sosa**  
**Kamran Eshraghian**  
**Félix B. Tobajas**  
*Editors*

**2–4 May 2007**  
**Maspalomas, Gran Canaria, Spain**

*Sponsored by*  
SPIE Europe

*Cooperating Organizations*  
PhOREMOST

EOARD—The European Office of Aerospace Research & Development (United Kingdom)  
Sociedad Española de Óptica (Spain)  
Government of the Canary Islands (Spain)  
Universidad de las Palmas de Gran Canaria (Spain)  
Cátedra Telefónica, ETSI de Telecomunicación (Spain)  
Departamento de Ingeniería Electrónica y Automática (Spain)  
Instituto Universidad de Microelectrónica Aplicada (IUMA) (Spain)

*Published by*  
SPIE

**Volume 6590**

Proceedings of SPIE, 0277-786X, v. 6590

SPIE is an international technical society advancing an interdisciplinary approach to the science and application of light.

The papers included in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. The papers published in these proceedings reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from this book:

Author(s), "Title of Paper," in *VLSI Circuits and Systems III*, edited by Valentín de Armas Sosa, Kamran Eshraghian, Félix B. Tobajas, Proceedings of SPIE Vol. 6590 (SPIE, Bellingham, WA, 2007) Article CID Number.

ISSN 0277-786X  
ISBN 9780819467188

Published by

**SPIE**

P.O. Box 10, Bellingham, Washington 98227-0010 USA  
Telephone 1 360/676-3290 (Pacific Time) · Fax 1 360/647-1445  
<http://www.spie.org>

Copyright © 2007, Society of Photo-Optical Instrumentation Engineers

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of copying fees. The Transactional Reporting Service base fee for this volume is \$18.00 per article (or portion thereof), which should be paid directly to the Copyright Clearance Center (CCC), 222 Rosewood Drive, Danvers, MA 01923. Payment may also be made electronically through CCC Online at <http://www.copyright.com>. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher. The CCC fee code is 0277-786X/07/\$18.00.

Printed in the United States of America.

Publication of record for individual papers is online in the SPIE Digital Library.

The logo for SPIE Digital Library features the word "SPIE" in a bold, sans-serif font above the words "Digital Library" in a smaller, lighter font. To the right of the text is a stylized graphic consisting of three vertical bars of increasing height, resembling a bar chart or a signal waveform.

[SPIDigitalLibrary.org](http://SPIDigitalLibrary.org)

---

**Paper Numbering:** Proceedings of SPIE follow an e-First publication model, with papers published first online and then in print and on CD-ROM. Papers are published as they are submitted and meet publication criteria. A unique, consistent, permanent citation identifier (CID) number is assigned to each article at the time of the first publication. Utilization of CIDs allows articles to be fully citable as soon they are published online, and connects the same identifier to all online, print, and electronic versions of the publication. SPIE uses a six-digit CID article numbering system in which:

- The first four digits correspond to the SPIE volume number.
- The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B ... 0Z, followed by 10-1Z, 20-2Z, etc.

The CID number appears on each page of the manuscript. The complete citation is used on the first page, and an abbreviated version on subsequent pages. Numbers in the index correspond to the last two digits of the six-digit CID number.

# Contents

- ix *Conference Committee*
- xiii *Introduction*
- xv *The nano revolution: bottom-up manufacturing with biomolecules (Plenary Paper) [6589-200]*  
*Y.-F. Li, SETI Institute (USA); J. Li, C. Paavola, NASA Ames Research Ctr. (USA); H. Kagawa, S. L. Chan, SETI Institute (USA); J. D. Trent, NASA Ames Research Ctr. (USA)*
- xxv *Research in micro-nano-technology and systems: a European perspective. Opportunities in Framework Programme 7: 2007–2013 (Plenary Paper) [6591-201]*  
*I. Vergara, G. Van Caenegem, F. Ibáñez, European Commission (Belgium)*

---

## SESSION 1 DIGITAL DESIGN METHODOLOGIES AND TOOLS

---

- 6590 02 **High-level power estimation for digital system (Invited Paper) [6590-01]**  
*Y. A. Durrani, A. Abril, T. Riesgo, Univ. Politécnica de Madrid (Spain)*
- 6590 03 **Crosscoupling power optimal wire spacing in quasilinear runtime [6590-22]**  
*P. Zuber, T. Ilseher, W. Stechele, Technische Univ. München (Germany)*
- 6590 04 **Partitioning and characterization of high speed adder structures in deep-submicron technologies [6590-02]**  
*A. Estrada, G. Sassaw, C. J. Jiménez, M. Valencia, Univ. de Sevilla (Spain)*
- 6590 05 **Power-driven FPGA to ASIC conversion [6590-04]**  
*W. Fang, SwitchCore AB (Sweden); L. Spaanenburg, Lund Univ. (Sweden)*
- 6590 06 **Automatic logic synthesis for parallel alternating latches clocking schemes [6590-60]**  
*D. Guerrero, M. Bellido, J. Juan, A. Millan, P. Ruiz, E. Ostua, J. Viejo, Univ. of Seville (Spain)*
- 6590 07 **Effects of buffer insertion on the average/peak power ratio in CMOS VLSI digital circuits [6590-61]**  
*A. J. Acosta, J. M. Mora, J. Castro, P. Parra, Instituto de Microelectrónica de Sevilla-CNM-CSIC, Univ. de Sevilla (Spain)*
- 6590 08 **HEAPAN: a high-level computer architecture analysis tool [6590-65]**  
*D. D. Peñalosa, I.E.S. Julio Verne (Spain); C. J. Jiménez, M. Valencia, Univ. de Sevilla, Instituto de Microelectrónica de Sevilla (Spain)*

---

## SESSION 2 MULTIMEDIA I

---

- 6590 09 **MPEG-4 ASP SoC receiver with novel image enhancement techniques for DAB networks [6590-25]**  
*D. Barreto, A. Quintana, L. García, G. M. Callicó, A. Núñez, Univ. de Las Palmas de Gran Canaria (Spain)*

- 6590 0A **Toward the implementation of a baseline H.264/AVC decoder onto a reconfigurable architecture** [6590-06]  
S. López, Univ. of Las Palmas de Gran Canaria (Spain); A. Kanstein, Freescale, Inc. (France); J. F. López, Univ. of Las Palmas de Gran Canaria (Spain); M. Berekovic, IMEC (Belgium); R. Sarmiento, Univ. of Las Palmas de Gran Canaria (Spain); J.-Y. Mignolet, IMEC (Belgium)
- 6590 0B **Accelerating a MPEG-4 video decoder through custom software/hardware co-design** [6590-07]  
J. L. Díaz, D. Barreto, L. García, G. Marrero, P. P. Carballo, A. Núñez, Univ. of Las Palmas de Gran Canaria (Spain)
- 6590 0C **Optimizing coarse-grain reconfigurable hardware utilization through multiprocessing: an H.264/AVC decoder example** [6590-08]  
A. Kanstein, Freescale Semiconducteurs SAS (France); S. López Suárez, Univ. of Las Palmas de Gran Canaria (Spain); B. De Sutter, IMEC vzw (Belgium)

---

### SESSION 3 ANALOG CIRCUITS I

- 6590 0D **Low-voltage low-power reference circuits for an autonomous robot: I-SWARM** [6590-09]  
J. Colomer, A. Saiz-Vela, P. Miribel-Català, M. Puig-Vidal, J. Samitier, Univ. of Barcelona (Spain)
- 6590 0E **Low-voltage CMOS variable preamplifier for fiber-based gigabit ethernet** [6590-10]  
J. M. García del Pozo, S. Celma, C. Aldea, J. P. Alegre, D. Digón, Univ. of Zaragoza (Spain)
- 6590 0F **Design of clock recovery circuits for optical clocking in DSM CMOS** [6590-11]  
C. Thangaraj, K. Stephenson, T. Chen, K. Lear, A. M. Raza, Colorado State Univ. (USA)
- 6590 0G **A study of mismatch in adaptive programmable CMOS sensor compensation circuits** [6590-12]  
G. Zatorre, Teltronic, S.A.U. (Spain); N. Medrano, M. T. Sanz, P. A. Martínez, S. Celma, J. M. Garcia-del-Pozo, Univ. of Zaragoza (Spain)
- 6590 0H **Ultra low power switched current finite impulse response filter banks realized in CMOS 0.18  $\mu\text{m}$  technology** [6590-49]  
R. Długosz, Univ. of Neuchâtel (Switzerland) and Univ. of Alberta (Canada)
- 6590 0I **IP-based design reuse for analog systems** [6590-52]  
T. Levi, J. Tomas, N. Lewis, P. Fouillat, Univ. Bordeaux I (France)
- 6590 0J **A fully integrated folded mixer in CMOS 0.35  $\mu\text{m}$  technology for 802.11a WIFI applications** [6590-56]  
J. del Pino, R. Díaz, M. Afonso, F. Cabrera, A. Iturri, S. L. Khemchandani, Univ. de Las Palmas de Gran Canaria (Spain)
- 6590 0L **Flexible and low power binary-tree current mode min/max nonlinear filters realized in CMOS technology** [6590-64]  
R. Długosz, Univ. of Neuchâtel (Switzerland) and Univ. of Alberta (Canada); T. Talaška, Univ. of Technology and Life Science (Poland)

---

**SESSION 4a**    **FPGAS**

---

- 6590 0M    **Architectural design for a low cost FPGA-based traffic signal detection system in vehicles** [6590-13]  
I. López, R. Salvador, J. Alarcón, F. Moreno, Univ. Politécnica de Madrid (Spain)
- 6590 0N    **Hand veins feature extraction using DT-CNNS** [6590-14]  
S. Malki, L. Spaanenbourg, Lund Univ. (Sweden)
- 6590 0O    **Real-time lane detector hardware system** [6590-15]  
P. Cobos Arribas, F. Jiménez Alonso, Univ. Politécnica de Madrid (Spain)
- 6590 0P    **FPGA realization of a split radix FFT processor** [6590-55]  
J. García, J. A. Michell, G. Ruiz, A. M. Burón, Univ. de Cantabria (Spain)

---

**SESSION 4b**    **CAD**

---

- 6590 0Q    **Exploring system interconnection architectures with VIPACES: from direct connections to NoCs** [6590-18]  
A. Sánchez-Peña, P. P. Carballo, A. Núñez, Univ. of Las Palmas de Gran Canaria (Spain)
- 6590 0R    **Automatic synthesis of zero-aliasing space compactors with application to testing of embedded IP cores** [6590-19]  
J. M. Solana, J. Frechoso, Univ. de Cantabria (Spain)

---

**SESSION 5**    **ANALOG AND MIXED-SIGNAL DESIGN METHODOLOGIES AND TOOLS**

---

- 6590 0S    **Design automation techniques for high-resolution current folding and interpolating CMOS A/D converters** [6590-20]  
D. Gevaert, IMEC (Belgium)
- 6590 0T    **Toward systematic design of multi-standard converters** [6590-21]  
V. J. Rivas, R. Castro-López, A. Morgado, O. Guerra, E. Roca, R. del Río, J. M. de la Rosa, F. V. Fernández, Instituto de Microelectrónica de Sevilla, CSIC, Univ. de Sevilla (Spain)
- 6590 0U    **A methodology for switching noise estimation at gate level** [6590-23]  
J. Castro, P. Parra, A. J. Acosta, Instituto de Microelectrónica de Sevilla-CNM-CSIC/Univ. de Sevilla (Spain)
- 6590 0V    **Synchronous and asynchronous multiplexer circuits for medical imaging realized in CMOS 0.18um technology** [6590-50]  
R. Długosz, Univ. of Alberta (Canada) and Univ. of Neuchâtel (Switzerland); K. Iniewski, CMOS Emerging Technologies Inc. (Canada)
- 6590 0W    **Resizing methodology for CMOS analog circuits** [6590-51]  
T. Levi, J. Tomas, N. Lewis, P. Fouillat, Univ. Bordeaux I (France)

---

**SESSION 6 MULTIMEDIA II**

---

- 6590 0Y **Low-cost VLSI architecture design for forward quantization of H.264/AVC** [6590-05]  
G. A. Ruiz, J. A. Michell, Univ. de Cantabria (Spain)
- 6590 0Z **Multiformat decoder for a DSP-based IP set-top box** [6590-24]  
F. Pescador, M. J. Garrido, C. Sanz, E. Juárez, D. Samper, R. Antoniello, Univ. Politécnica de Madrid (Spain)
- 6590 10 **High parallel-pipeline integer-pel and fractional-pel motion estimation VLSI architectures for H.264/AVC** [6590-26]  
A. Mora-Campos, Instituto Tecnológico de Querétaro (Mexico); F. J. Ballester-Merelo, M. A. Martínez-Peiró, J. A. Canals-Esteve, Univ. Politécnica de Valencia (Spain)
- 6590 11 **H.264 video stream statistical analysis for post-compression improvements** [6590-27]  
J. H. Pérez Casanova, F. J. Ballester Merelo, M. A. Martínez Peiró, J. Canals Esteve, Univ. Politécnica de València (Spain)

---

**SESSION 7a DATA COMMUNICATION**

---

- 6590 12 **Variable length packet scheduler algorithm with QoS support** [6590-28]  
R. Arteaga, F. Tobajas, R. Esper-Chaín, M. A. Monzón, R. Regidor, V. De Armas, R. Sarmiento, Univ. of Las Palmas de Gran Canaria (Spain)
- 6590 14 **Integrated hardware interfaces for modular sensor networks** [6590-30]  
J. Portilla, Univ. Politécnica de Madrid (Spain); A. de Castro, Univ. Autónoma de Madrid (Spain); A. Abril, T. Riesgo, Univ. Politécnica de Madrid (Spain)

---

**SESSION 7b ANALOG CIRCUITS II**

---

- 6590 15 **Design of a 0.13- $\mu\text{m}$  CMOS cascade expandable  $\Sigma\Delta$  modulator for multi-standard RF telecom systems** [6590-31]  
A. Morgado, R. del Río, J. M. de la Rosa, Instituto de Microelectrónica de Sevilla, IMSE-CNM, CSIC/Univ. de Sevilla (Spain)
- 6590 16 **A design tool for high-resolution high-frequency cascade continuous-time  $\Sigma\Delta$  modulators** [6590-32]  
R. Tortosa, R. Castro-López, J. M. de la Rosa, A. Rodríguez-Vázquez, F. V. Fernández, Instituto de Microelectrónica de Sevilla (Spain)
- 6590 17 **A highly linear fast-settling envelope detector** [6590-33]  
J. P. Alegre, S. Celma, J. M. García del Pozo, P. Martínez, Univ. of Zaragoza (Spain)

---

**SESSION 8 CIRCUIT DESIGN FOR RF APPLICATIONS**

---

- 6590 18 **Behavioral modeling and simulation of multi-standard RF receivers using MATLAB/SIMULINK** [6590-34]  
A. Morgado, R. del Río, J. M. de la Rosa, Instituto de Microelectrónica de Sevilla, IMSE-CNM, CSIC, Univ. de Sevilla (Spain)

- 6590 19 **Low power considerations and design for CMOS VCOs applied for direct conversion receivers at 5GHz** [6590-35]  
I. Adin, C. Quemada, H. Solar, Ctr. de Estudios e Investigaciones Técnicas de Gipuzkoa (Spain); B. Sedano, I. Gutierrez, Univ. of Navarra (Spain)
- 6590 1A **Test measures evaluation for VCO and charge pump blocks in RF PLLs** [6590-36]  
A. Asquini, TIMA Lab. (France) and STMicroelectronics (France); J.-L. Carbonero, STMicroelectronics (France); S. Mir, TIMA Lab. (France)
- 6590 1B **A low-voltage fully balanced CMFF transconductor with improved linearity** [6590-37]  
B. Calvo, S. Celma, J. P. Alegre, M. T. Sanz, Univ. of Zaragoza (Spain)
- 6590 1C **A study of stacked and miniature 3-D inductor performance for radio frequency integrated circuit design** [6590-53]  
A. Goñi Iturri, F. J. del Pino, S. L. Khemchandani, J. García, B. González, A. Hernández, Univ. de Las Palmas de Gran Canaria (Spain)
- 6590 1D **A fully integrated VCO with a wide tuning range for DVB-H** [6590-54]  
S. L. Khemchandani, G. Betancort, J. del Pino Suarez, Univ. de Las Palmas de Gran Canaria (Spain); U. Alvarado, Ctr. de Estudios e Investigaciones Técnicas de Gipuzkoa (Spain); A. Goni-Iturri, A. Hernandez, Univ. de Las Palmas de Gran Canaria (Spain)
- 6590 1E **Influence of the diffusion geometry on PN integrated varactors** [6590-57]  
J. García, B. González, M. Marrero-Martin, I. Aldea, J. del Pino, A. Hernández, Univ. of Las Palmas de Gran Canaria (Spain)
- 6590 1F **A 3-10 GHz ultra-wideband SiGe LNA with wideband LC matching network** [6590-59]  
J. del Pino, S. L. Khemchandani, H. García, R. Pulido, A. Goñi, A. Hernández, Univ. de Las Palmas de Gran Canaria (Spain)

---

## SESSION 9 HIGH-LEVEL MODELLING AND VLSI ARITHMETIC

- 6590 1G **Powerline LonTalk protocol performance analysis in SystemC** [6590-38]  
S. Isaia, M. Conti, G. B. Vece, S. Orcioni, Univ. Politecnica delle Marche (Italy)
- 6590 1H **Mixed signal SystemC modelling of a SoC architecture with Dynamic Voltage Scaling** [6590-39]  
G. Leoce, R. D'Aparo, G. B. Vece, G. Biagetti, S. Orcioni, M. Conti, Univ. Politecnica delle Marche (Italy)
- 6590 1I **Efficient hardware implementation of 3X for radix-8 encoding** [6590-40]  
G. A. Ruiz, M. Granda, Univ. de Cantabria (Spain)

---

## SESSION 10 SYSTEMS AND NETWORK ON A CHIP

- 6590 1K **Dynamic power management of a system on chip based on AMBA AHB bus** [6590-42]  
S. Marinelli, M. Conti, Univ. Politecnica delle Marche (Italy)

- 6590 1L **Implementation of a parametrizable router architecture for networks-on-chip (NoC) with quality of service (QoS) support** [6590-43]  
R. Regidor, F. Tobajas, V. De Armas, J. M. Rivero, R. Sarmiento, Univ. of Las Palmas de Gran Canaria (Spain)
- 6590 1M **A SoC for studying multi-agent software/algorithms on a real swarm of mm<sup>3</sup>-sized microrobots** [6590-44]  
R. Casanova, A. Diéguez, A. Arbat, A. Sanuy, O. Alonso, J. Canals, M. Puig, J. Samitier, Univ. of Barcelona (Spain)
- 6590 1N **New FPSoC-based architecture for efficient FSBM motion estimation processing in video standards** [6590-45]  
J. A. Canals, M. A. Martínez, F. J. Ballester, Technical Univ. of Valencia (Spain); A. Mora, Technical Institute of Querétaro (Mexico)

---

**SESSION 11      TECHNOLOGY**

- 6590 1O **The electrical origin of the 1/f electrical noise in solid-state devices and integrated circuits** [6590-46]  
J.-I. Izpura, Univ. Politécnica de Madrid (Spain)
- 6590 1P **A stochastic model of digital switching noise** [6590-47]  
G. Boselli, G. Trucco, V. Liberali, Univ. of Milano (Italy)
- 6590 1Q **Temperature impact on multiple-input CMOS gates delay** [6590-48]  
C. de Benito, S. Bota, J. L. Rosselló, J. Segura, Univ. Illes Balears (Spain)
- 6590 1R **Enhanced instrumentation system to characterize the electric behavior of AFLC displays** [6590-58]  
J. M. S. Pena, J. I. Santos, J. C. Torres, N. Gaona, C. Vázquez, D. Quesada, Univ. Carlos III de Madrid (Spain)

*Author Index*



# Conference Committee

## *Symposium Chairs*

**José Fco. López**, Universidad de Las Palmas de Gran Canaria (Spain)

**Roberto Sarmiento Rodríguez**, Universidad de Las Palmas de Gran Canaria (Spain)

**Steve Kang**, University of California, Santa Cruz (USA)

## *Conference Chairs*

**Valentín de Armas Sosa**, Universidad de Las Palmas de Gran Canaria (Spain)

**Kamran Eshraghian**, Eshraghian Laboratories Pty Ltd. (Australia)

**Félix B. Tobajas**, Universidad de Las Palmas de Gran Canaria (Spain)

## *Program Committee*

**Said F. Al-Sarawi**, The University of Adelaide (Australia)

**Sebastián A. Bota**, Universitat de les Illes Balears (Spain)

**Massimo Conti**, Università Politecnica delle Marche (Italy)

**Francisco V. Fernández**, IMSE-CNM-CSIC and Universidad de Sevilla (Spain)

**Paul D. Franzon**, North Carolina State University (USA)

**Eby G. Friedman**, University of Rochester (USA)

**Helmut Graeb**, Technische Universität München (Germany)

**Dake Liu**, Linköping Universitet (Sweden)

**Antonio López-Martín**, Universidad Publica de Navarra (Spain)

**Sebastián López Suárez**, Universidad de Las Palmas de Gran Canaria (Spain)

**Marie-Minerve Louerat**, Université Paris VI (France)

**Gustavo Marrero Callicó**, Universidad de Las Palmas de Gran Canaria (Spain)

**Salvador Mir**, TIMA Laboratory (France)

**Antonio Núñez Ordóñez**, Universidad de Las Palmas de Gran Canaria (Spain)

**Massoud Pedram**, University of Southern California (USA)

**Belén Pérez-Verdú**, IMSE-CNM-CSIC (Spain)

**Hans-Jörg Pfliederer**, Universität Ulm (Germany)

**Teresa Riesgo**, Universidad Politécnica de Madrid (Spain)

**Josep Samitier**, Universidad de Barcelona (Spain)

**César Sanz**, Universidad Politécnica de Madrid (Spain)

**Sachin Sapatnekar**, University of Minnesota (USA)

**Javier Jose Sieiro**, Universidad de Barcelona (Spain)

**Walter Stechele**, Technische Universität München (Germany)

## Session Chairs

- 1 Digital Design Methodologies and Tools  
**César Sanz**, Universidad Politécnica de Madrid (Spain)  
**Antonio Núñez Ordóñez**, Universidad de Las Palmas de Gran Canaria (Spain)
- 2 Multimedia I  
**César Sanz**, Universidad Politécnica de Madrid (Spain)  
**Gustavo Marrero Callicó**, Universidad de Las Palmas de Gran Canaria (Spain)
- 3 Analog Circuits I  
**Salvador Mir**, TIMA Laboratory (France)  
**Antonio Hernández**, Universidad de Las Palmas de Gran Canaria (Spain)
- 4a FPGAs  
**Hans-Joerg Pfeleiderer**, Universität Ulm (Germany)  
**Roberto Sarmiento Rodríguez**, Universidad de Las Palmas de Gran Canaria (Spain)
- 4b CAD  
**Antonio Núñez Ordóñez**, Universidad de Las Palmas de Gran Canaria (Spain)  
**Kamran Eshraghian**, Eshraghian Laboratories Pty Ltd. (Australia)
- 5 Analog and Mixed Signal Design Methodologies and Tools  
**Francisco V. Fernández**, IMSE-CNM-CSIC and Universidad de Sevilla (Spain)  
**Salvador Mir**, TIMA Laboratory (France)
- 6 Multimedia II  
**César Sanz**, Universidad Politécnica de Madrid (Spain)  
**Sebastián López Suárez**, Universidad de Las Palmas de Gran Canaria (Spain)
- 7a Data Communication  
**Roberto Sarmiento Rodríguez**, Universidad de Las Palmas de Gran Canaria (Spain)  
**César Sanz**, Universidad Politécnica de Madrid (Spain)
- 7b Analog Circuits II  
**Salvador Mir**, TIMA Laboratory (France)  
**José M. de la Rosa**, Instituto de Microelectrónica de Sevilla (Spain)

- 8 Circuit Design for RF Applications  
**Roberto Sarmiento Rodríguez**, Universidad de Las Palmas de Gran Canaria (Spain)
- 9 High-Level Modelling and VLSI Arithmetic  
**Teresa Riesgo**, Universidad Politécnica de Madrid (Spain)  
**Félix Moreno**, Universidad Politecnica de Madrid (Spain)
- 10 Systems and Network on a Chip  
**Dake Liu**, Linköping Universitet (Sweden)  
**Teresa Riesgo**, Universidad Politécnica de Madrid (Spain)
- 11 Technology  
**Kamran Eshraghian**, Eshraghian Laboratories Pty Ltd. (Australia)  
**Teresa Riesgo**, Universidad Politécnica de Madrid (Spain)



## Introduction

Welcome to the third edition of the SPIE International Symposium on Microtechnologies for the New Millennium. Four years after its foundation, the symposium is back to Gran Canaria, Spain, after successful biennial events in this same place (2003) and Sevilla (2005). This time, the VLSI Circuits and Systems Conference has had a total of 76 outstanding contributions including regular, invited, and poster papers from authors representing 15 different countries. These works have been distributed in 13 sessions covering a total of 11 different areas: Digital Design Methodologies and Tools, Multimedia, Analog Circuits, FPGAs, CAD, Analog and Mixed-Signal Design Methodologies and Tools, Data Communication, Circuit Design for RF Applications, High-Level Modelling and VLSI Arithmetic, Systems and Networks on a Chip, and Technology.

The discussions and meetings, celebrated in the corridors of the conference site or during coffee breaks, reveal that multidisciplinary events like the one in this relaxing atmosphere are providing a good environment for the transfer of knowledge between academia and industry. This fact demonstrates that the good weather, beaches, and great surroundings of Gran Canaria do not interfere with holding a high-quality symposium, but act as a complementary part of the mechanism to spread knowledge among the scientific community. Some years ago it was mentioned that the best way to predict the future is to invent it. I am convinced that some of the ideas discussed during this year's event will contribute to creating new commercial products which will facilitate the management of our world in the near future.

I would like to thank all participants for their individual contributions. Special thanks go to José Fco. López, Roberto Sarmiento, and Steve Kang for organising the symposium, to the SPIE staff, and to my cochairs Félix B. Tobajas and Kamran Eshraghian for their help in organizing this VLSI Circuits and Systems Conference as part of the whole symposium. Finally, I consider that the success of the conference must be shared among the Programme Committee for reviewing, selecting, and distributing the papers among the different sessions and participating in chairing the sessions.

It has been a great pleasure to meet you all here and hopefully we'll meet again in two years in a new and exciting SPIE International Symposium on Microtechnologies for the New Millennium.

**Valentín de Armas**

