

PROCEEDINGS OF SPIE

***Design for Manufacturability
through Design-Process
Integration V***

Michael L. Rieger
Mark E. Mason
Editors

2-3 March 2011
San Jose, California, United States

Sponsored and Published by
SPIE

Volume 7974

Proceedings of SPIE, 0277-786X, v. 7974

SPIE is an international society advancing an interdisciplinary approach to the science and application of light.

The papers included in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. The papers published in these proceedings reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from this book:

Author(s), "Title of Paper," in *Design for Manufacturability through Design-Process Integration V*, edited by Michael L. Rieger, Mark. E. Mason, Proceedings of SPIE Vol. 7974 (SPIE, Bellingham, WA, 2011) Article CID Number.

ISSN 0277-786X
ISBN 9780819485335

Published by

SPIE

P.O. Box 10, Bellingham, Washington 98227-0010 USA
Telephone +1 360 676 3290 (Pacific Time) · Fax +1 360 647 1445
SPIE.org

Copyright © 2011, Society of Photo-Optical Instrumentation Engineers

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of copying fees. The Transactional Reporting Service base fee for this volume is \$18.00 per article (or portion thereof), which should be paid directly to the Copyright Clearance Center (CCC), 222 Rosewood Drive, Danvers, MA 01923. Payment may also be made electronically through CCC Online at copyright.com. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher. The CCC fee code is 0277-786X/11/\$18.00.

Printed in the United States of America.

Publication of record for individual papers is online in the SPIE Digital Library.

The logo for SPIE Digital Library features the word "SPIE" in a bold, sans-serif font above the words "Digital Library" in a smaller, lighter font. To the right of the text is a stylized graphic consisting of three vertical bars of increasing height, resembling a barcode or a signal waveform.

SPIDigitalLibrary.org

Paper Numbering: Proceedings of SPIE follow an e-First publication model, with papers published first online and then in print and on CD-ROM. Papers are published as they are submitted and meet publication criteria. A unique, consistent, permanent citation identifier (CID) number is assigned to each article at the time of the first publication. Utilization of CIDs allows articles to be fully citable as soon they are published online, and connects the same identifier to all online, print, and electronic versions of the publication. SPIE uses a six-digit CID article numbering system in which:

- The first four digits correspond to the SPIE volume number.
- The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B ... 0Z, followed by 10-1Z, 20-2Z, etc.

The CID number appears on each page of the manuscript. The complete citation is used on the first page, and an abbreviated version on subsequent pages. Numbers in the index correspond to the last two digits of the six-digit CID number.

Contents

vii *Conference Committee*

SESSION 1 KEYNOTE SESSION

7974 02 **Moore's Law in the innovation era (Keynote Paper)** [7974-01]
M. Bohr, Intel Corp. (United States)

SESSION 2 DESIGN

7974 05 **Using templates and connectors for layout pattern minimization in 20nm and below technology nodes** [7974-04]
T. K. Jhaveri, A. J. Strojwas, PDF Solutions, Inc. (United States)

7974 06 **Lithographic variation aware design centering for SRAM yield enhancement** [7974-05]
K. Agarwal, IBM Corp. (United States)

7974 07 **Multi-selection method for physical design verification applications** [7974-06]
S. Mostafa, Mentor Graphics Egypt (Egypt); J. A. Torres, Mentor Graphics Corp. (United States); P. Rezk, K. Madkour, Mentor Graphics Egypt (Egypt)

7974 08 **Applying litho-aware timing analysis to hold time fixing reduces design cycle time and power dissipation** [7974-07]
K. Hirabayashi, N. Kobayashi, H. Mizuno, T. Onodera, T. Oguro, Renesas Electronics Corp. (Japan); P. Hurat, A. Chatterjee, Cadence Design Systems, Inc. (United States); K. Seki, Cadence Design Systems, Japan B.V. (Japan)

7974 09 **Lithography aware design optimization using ILT** [7974-08]
J. Jeong, S. Jeong, C. Ahn, Y. Jang, S. Lee, SAMSUNG Electronics Co., Ltd. (Korea, Republic of); T. Cecil, D. Son, T. Chow, D. Kim, Luminescent Technologies, Inc. (United States)

7974 0A **Is manufacturability with double patterning a burden on designer? Analyses of device and circuit aspects** [7974-09]
R. O. Topaloglu, GLOBALFOUNDRIES (United States)

SESSION 3 OPTICAL/DFM: JOINT SESSION WITH CONFERENCE 7973

7974 0B **A new fast resist model: the Gaussian LPM** [7974-10]
C. A. Mack, Lithoguru.com (United States)

7974 0C **Methodology for balancing design and process tradeoffs for deep-subwavelength technologies** [7974-11]
I. Graur, T. Wagner, D. Ryan, D. Chidambarao, IBM Corp. (United States); A. Kumaraswamy, IBM Corp. (India); J. Bickford, M. Styduhar, L. Wang, IBM Corp. (United States)

7974 0D **Double patterning compliant logic design** [7974-12]
Y. Ma, GLOBALFOUNDRIES Inc. (United States); J. Sweis, Cadence Design Systems, Inc. (United States); C. Bencher, Applied Materials, Inc. (United States); Y. Deng, GLOBALFOUNDRIES Inc. (United States); H. Dai, Applied Materials, Inc. (United States); H. Yoshida, GLOBALFOUNDRIES Inc. (United States); B. Gisuthan, Cadence Design Systems, Inc. (United States); J. Kye, H. J. Levinson, GLOBALFOUNDRIES Inc. (United States)

7974 0E **Single exposure contacts are dead. Long live single exposure contacts!** [7974-13]
H. Haffner, M. Ostermayr, Infineon Technologies North America Corp. (United States); H. Kanai, Toshiba America Electronic Components, Inc. (United States); C. S. Chang, Samsung Semiconductor, Inc. (United States); B. Morgenfeld, J. An, IBM Systems and Technology Group (United States); M. Luo, GLOBALFOUNDRIES U.S. Inc. (United States); H. Zhuang, Infineon Technologies North America Corp. (United States)

SESSION 4 MANUFACTURING

7974 0F **Integrated model-based retargeting and optical proximity correction** [7974-14]
K. B. Agarwal, S. Banerjee, IBM Research (United States)

7974 0G **Validation of process cost effective layout refinement utilizing design intent** [7974-15]
S. Kobayashi, Toshiba Corp. (Japan); A. Ikeuchi, K. Kimura, Toshiba Corp. Semiconductor Co. (Japan); T. Kotani, S. Tanaka, S. Kyoh, S. Maeda, S. Inoue, Toshiba Corp. (Japan)

7974 0H **New double patterning technology for direct contact considering patterning margin and electrical performance** [7974-16]
S.-H. Choi, A.-Y. Je, J.-S. Yang, C.-H. Park, S.-H. Lee, Y.-K. Park, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)

7974 0I **Performance and manufacturability trade-offs of pattern minimization for sub-22nm technology nodes** [7974-17]
V. V. Rovner, T. Jhaveri, PDF Solutions, Inc. (United States) and Carnegie Mellon Univ. (United States); D. Morris, Carnegie Mellon Univ. (United States); A. Strojwas, PDF Solutions, Inc. (United States) and Carnegie Mellon Univ. (United States); L. Pileggi, Carnegie Mellon Univ. (United States)

SESSION 5 DOUBLE PATTERNING

7974 0K **Decomposition-aware standard cell design flows to enable double-patterning technology (Invited Paper)** [7974-19]
L. Liebmann, IBM (United States); D. Pietromonaco, ARM Inc. (United States); M. Graf, IBM (United States)

7974 0L **Layout decomposition of self-aligned double patterning for 2D random logic patterning** [7974-20]
Y. Ban, The Univ. of Texas at Austin (United States); A. Miloslavsky, K. Lucas, Synopsys, Inc. (United States); S.-H. Choi, C.-H. Park, SAMSUNG Electronics Co., Ltd. (Korea, Republic of); D. Z. Pan, The Univ. of Texas at Austin (United States)

- 7974 0M **A state-of-the-art hotspot recognition system for full chip verification with lithographic simulation** [7974-21]
M. C. Simmons, Mentor Graphics Corp. (United States); J. Kang, SAMSUNG Electronics Co., Ltd. (Korea, Republic of); Y. Kim, J. I. Park, Mentor Korea Co., Ltd. (Korea, Republic of); S. Paek, K. Kim, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)

POSTER SESSION

- 7974 0N **Extending analog design scaling to sub-wavelength lithography: co-optimization of RET and photomasks** [7974-22]
A. Parikh, S. Dorris, T. Smelko, W. Walbrick, P. Mahalingam, J. Arch, Texas Instruments Inc. (United States); K. Green, V. Garg, P. Buck, C. West, Toppan Photomasks, Inc. (United States)
- 7974 0O **Self-aligned double-patterning (SADP) friendly detailed routing** [7974-23]
M. Mirsaeedi, Univ. of Waterloo (Canada); J. A. Torres, Mentor Graphics Corp. (United States); M. Anis, The American Univ. in Cairo (Egypt)
- 7974 0P **Partial least squares-preconditioned importance sampling for fast circuit yield estimation** [7974-24]
Y. Ben, C. J. Spanos, Univ. of California, Berkeley (United States)
- 7974 0Q **Applications of DBV (design-based verification) for steep ramp-up manufacture** [7974-25]
T. H. Kim, D.-H. Han, Y.-H. Kim, M.-C. Han, H.-J. Lee, A.-R. Hong, Y.-M. Kim, I.-H. Nam, Y.-J. Park, K.-S. Oh, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)
- 7974 0R **Rerouting and guided-repair strategies to resolve lithography hotspots** [7974-26]
R. März, K. Peter, K. Engelhardt, Infineon Technologies AG (Germany)
- 7974 0S **Accurately predicting copper interconnect topographies in foundry design for manufacturability flows** [7974-27]
D. Lu, Z. Fan, K. D. Tak, L.-F. Chang, E. Zou, J. Jiang, J. Yang, L. Zhuang, Semiconductor Manufacturing International Corp. (China); K. H. Chen, P. Hurat, Cadence Design Systems, Inc. (United States); H. Ding, Cadence Design Systems, Inc. (China)
- 7974 0T **Characterization of the performance variation for regular standard cell with process nonidealities** [7974-28]
H. Zhang, Y. Du, M. D. F. Wong, Univ. of Illinois at Urbana-Champaign (United States); K.-Y. Chao, Intel Corp. (United States)
- 7974 0U **Efficient approach to early detection of lithographic hotspots using machine learning systems and pattern matching** [7974-29]
J.-Y. Wu, Univ. of California, Santa Barbara (United States); F. G. Pikus, Mentor Graphics Corp. (United States); M. Marek-Sadowska, Univ. of California, Santa Barbara (United States)
- 7974 0V **Fast process-hotspot detection using compressed patterns** [7974-30]
P. Rezk, Mentor Graphics Egypt (Egypt); W. ElManhawy, Mentor Graphics Corp. (United States)

- 7974 0W **In-design DFM CMP flow for block level simulation using 32nm CMP model** [7974-31]
N. Ha, J. Lee, S. W. Paek, K. S. Kim, SAMSUNG Electronics Co., Ltd. (Korea, Republic of); K. H. Chen, A. Gower-Hall, T. Gbondo-Tugbawa, P. Hurat, Cadence Design Systems, Inc. (United States)
- 7974 0X **Hotspot detection using image pattern recognition based on higher-order local auto-correlation** [7974-32]
S. Maeda, T. Matsunawa, Toshiba Corp. (Japan); R. Ogawa, H. Ichikawa, Toshiba Microelectronics Corp. (Japan); K. Takahata, M. Miyairi, T. Kotani, S. Nojima, S. Tanaka, Toshiba Corp. (Japan); K. Nakagawa, T. Saito, Toshiba Microelectronics Corp. (Japan); S. Mimotogi, S. Inoue, Toshiba Corp. (Japan); H. Nosato, H. Sakanashi, T. Kobayashi, M. Murakawa, T. Higuchi, E. Takahashi, N. Otsu, National Institute of Advanced Industrial Science and Technology (Japan)
- 7974 0Y **The effective etch process proximity correction methodology for improving on chip CD variation in 20 nm node DRAM gate** [7974-33]
J.-G. Park, Hanyang Univ. (Korea, Republic of); S.-W. Kim, S.-B. Shim, S.-S. Suh, SAMSUNG Electronics Co., Ltd. (Korea, Republic of); H.-K. Oh, Hanyang Univ. (Korea, Republic of)
- 7974 0Z **Defect-aware reticle floorplanning for EUV masks** [7974-35]
A. A. Kagalwalla, P. Gupta, Univ. of California, Los Angeles (United States); D.-H. Hur, C.-H. Park, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)
- 7974 10 **Standard cell electrical and physical variability analysis based on automatic physical measurement for design-for-manufacturing purposes** [7974-36]
E. Shauly, Tower Semiconductor Ltd. (Israel) and Technion-Israel Institute of Technology (Israel); A. Parag, H. Khmaisy, Tower Semiconductor Ltd. (Israel); U. Krispil, Mentor Graphics Corp. (Israel); O. Adan, S. Levi, S. Latinski, I. Schwarzband, Applied Materials, Inc. (Israel); I. Rotstein, Tower Semiconductor Ltd. (Israel)
- 7974 11 **Aerial image retargeting (AIR): achieving litho-friendly designs** [7974-37]
A. Yehia Hamouda, Mentor Graphics Corp. (United States) and Univ. of Waterloo (Canada); J. Word, Mentor Graphics Corp. (United States); M. Anis, The American Univ. in Cairo (Egypt); K. S. Karim, Univ. of Waterloo (Canada)
- 7974 12 **Timing variability analysis for layout-dependent-effects in 28nm custom and standard cell-based designs** [7974-38]
P. Hurat, Cadence Design Systems, Inc. (United States); R. O. Topaloglu, GLOBALFOUNDRIES Inc. (United States); R. Nachman, Cadence Design Systems, Inc. (United States); P. Pathak, GLOBALFOUNDRIES Inc. (United States); J. Condella, Cadence Design Systems, Inc. (United States); S. Madhavan, L. Capodieci, GLOBALFOUNDRIES Inc. (United States)
- 7974 13 **Statistical approach to specify DPT process in terms of patterning and electrical performance of sub-30nm DRAM device** [7974-39]
Y.-J. Pyo, SAMSUNG Electronics Co., Ltd. (Korea, Republic of); S.-H. Choi, SAMSUNG Electronics Co., Ltd. (Korea, Republic of) and Korea Univ. (Korea, Republic of); C.-H. Park, S.-H. Lee, M.-H. Yoo, SAMSUNG Electronics Co., Ltd. (Korea, Republic of); G.-T. Kim, Korea Univ. (Korea, Republic of)

Author Index

Conference Committee

Symposium Chairs

Donis G. Flagello, Nikon Research Corporation of America
(United States)

Harry J. Levinson, GLOBALFOUNDRIES Inc. (United States)

Conference Chair

Michael L. Rieger, Synopsys, Inc. (United States)

Conference Cochair

Mark E. Mason, Texas Instruments Inc. (United States)

Program Committee

Robert Aitken, ARM Inc. (United States)

Luigi Capodieci, GLOBALFOUNDRIES Inc. (United States)

Juan-Antonio Carballo, Netlogic Microsystems, Inc. (United States)

Lars W. Liebmann, IBM Corporation (United States)

Chul-Hong Park, SAMSUNG Electronics Company, Ltd. (Korea,
Republic of)

Larry Pileggi, Carnegie Mellon University (United States)

Vivek K. Singh, Intel Corporation (United States)

John L. Sturtevant, Mentor Graphics Corporation (United States)

Session Chairs

- 1 Keynote Session
Mark E. Mason, Texas Instruments Inc. (United States)
Michael L. Rieger, Synopsys, Inc. (United States)
- 2 Design
Robert Aitken, ARM Inc. (United States)
Larry Pileggi, Carnegie Mellon University (United States)
- 3 Optical/DFM: Joint Session with Conference 7973
Mircea V. Dusa, ASML US, Inc. (United States)
Luigi Capodieci, GLOBALFOUNDRIES Inc. (United States)

- 4 Manufacturing
Lars W. Liebmann, IBM Corporation (United States)
Vivek K. Singh, Intel Corporation (United States)
- 5 Double Patterning
Juan-Antonio Carballo, Netlogic Microsystems, Inc. (United States)
John L. Sturtevant, Mentor Graphics Corporation (United States)
- Poster Session
Chul-Hong Park, SAMSUNG Electronics Company, Ltd. (Korea,
Republic of)