According to the CMOS image sensor (CIS) high linearity, low power consumption, and consistent loading requirement, this paper proposed an analog-to-digital-converter (ADC) implement circuit that integrated in CIS. The proposed ADC aims to achieve high linearity as well as low power consumption or consistent power source loading. In the readout chain, every column has an independent programmable-gain-amplifier (PGA), an ADC comparator, and an ADC counter. However, all the columns share a ramp generator to provide a ramp reference to the ADC comparator. The proposed high linearity ADC is optimized through a ramp kick back noise compensation technique, a load balance technique. In addition, low power consumption mode is an optional for circumstance requires low power consumption.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.