Paper
1 March 1992 Special architecture for edge detection using the residue number system
Choonghoon Oh, Karan L. Watson
Author Affiliations +
Abstract
This paper describes a special architecture which detects edges of an image using the Laplacian of Gaussian (LOG) operator. Since edge detection with the LOG operator is a computation bound problem, the special architecture is designed to do parallel processing. The parallel processing is achieved by using the residue number system (RNS) and the systolic concept. The special architecture consists of an output converter, which converts the residue number to the binary number, and eight processing elements, one for each modular number. Both processing elements and output converter are designed as a systolic array. The 2 micrometers CMOS technology is used to layout the basic logic gates. Using the delay times of these gates, the special architecture is simulated with Verilog-XL. As a result of simulation, a 50 MHz clock is selected as the system clock, which is fast enough to detect edges of an image frame in a TV frame time. Hence, the special architecture can be applied to the real-time vision system.
© (1992) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Choonghoon Oh and Karan L. Watson "Special architecture for edge detection using the residue number system", Proc. SPIE 1615, Machine Vision Architectures, Integration, and Applications, (1 March 1992); https://doi.org/10.1117/12.58796
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Edge detection

Clocks

Computer architecture

Computer simulations

Parallel processing

Binary data

CMOS technology

RELATED CONTENT


Back to Top