Paper
17 February 2009 Physical layer design of nanoscale silicon photonic interconnection networks
Author Affiliations +
Abstract
In the continual drive toward improved microprocessor performance, power efficiency has emerged as a prime design consideration. At the chip scale, the trend toward multi-core architectures and chip multiprocessors (CMPs) for driving performance-per-watt via increases in the number of parallel computational cores is dominating new commercial releases. The role of the interconnect and associated global communication infrastructure is becoming central to the chip and ultimately computing system performance. On-chip photonic communication has been recently explored to address the communication requirements in future high-performance CMPs. We have developed a photonic network simulation environment that uniquely incorporates physical layer silicon photonic device models. We report on the design optimization of the network micro-architecture layout and photonic switching fabric organization. The event-driven network simulator establishes physical layer metrics for the silicon photonic devices and provides a measure of the network performance-per-Watt requirements derived from device characteristics.
© (2009) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Keren Bergman "Physical layer design of nanoscale silicon photonic interconnection networks", Proc. SPIE 7220, Silicon Photonics IV, 72200U (17 February 2009); https://doi.org/10.1117/12.816663
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Electronics

Silicon photonics

Switches

Chemical mechanical planarization

Waveguides

Control systems

Network on a chip

RELATED CONTENT

Digital optical computers at Boulder
Proceedings of SPIE (September 01 1991)
Power efficient photonic networks on-chip
Proceedings of SPIE (February 13 2008)
Universal integral-optical multichannel logical elements
Proceedings of SPIE (February 22 1995)

Back to Top