In this paper, a timing control circuit for infrared detectors is designed based on JESD204B high-speed serial interface technology, and a corresponding verification scheme is proposed. The timing control circuit of the infrared detector consists of a JESD204B high-speed data transmission module and a control clock generation module, used for data transmission and control timing generation in the infrared detector imaging circuit. The timing generation module can adjust the register status through SPI to meet the timing requirements of multiple detectors; The data transmission module outputs high-speed serial data through two JESD204B transmission interfaces for 8-channel LVDS digital data according to the protocol, reducing the data interface with the main control circuit. The high-speed data transmission function is verified using a timing control circuit as the transmitter and FPGA as the receiver. The FPGA received the data correctly and met a serial data transmission rate of 4.096Gbps; Verified the function of controlling timing generation, the timing control circuit is based on the main clock and can correctly generate control signals for various modules inside the circuit.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.