In this paper, for the OMP compressed perception algorithm, a channel estimation method in orthogonal frequency division multiplexing hydroacoustic communication system, a new compressed perception algorithm, BW-OMP (back propagation with wavelet - OMP), is proposed to be improved to realize the performance enhancement, and a new compressed perception algorithm, BW-OMP (back propagation with wavelet - OMP), is proposed, which utilizes the on-line learning of the BP neural network, and performs the neural network training in an iterative process, so as to give the better compensation of the channel estimation value, which is then used to compensate the channel estimation results of the original OMP compressed sensing algorithm. The compensation value is used to compensate the channel estimation result of the original OMP compressed sensing algorithm, so as to get the channel estimation result of the current moment with better performance. However, the complexity is increased, and in order to reduce the computational complexity, wavelet transform is introduced to decompose the reconstructed signal to achieve the purpose of improving the execution efficiency. Simulation results show that the proposed method has better channel estimation performance in terms of BER, channel estimation error and correlation compared with the traditional channel estimation algorithms (i.e., LS algorithm, MMSE algorithm, LMMSE algorithm, and the original OMP algorithm), and it is also demonstrated that the enhancement of the iterative process can help to improve the channel estimation performance of the OMP algorithm.
At present, the new instruction set architecture RISC-V has attracted the attention of many chip researchers. Research based on RSIC-V processor has also developed rapidly. However, many RSIC-V-based processor designs focus on short-stage pipelines such as two-stage pipelines or three-stage pipelines, and there are few classic five-stage pipeline designs. Based on this, a five-stage pipeline processor is designed using system verilog. In order to avoid the influence of the branch jump instruction on the execution efficiency of the processor, a prediction circuit based on the dynamic branch pre-method is added. And the data related controller is added to solve the data-related problem. Finally, Modelsim software is used to build a verification environment, and the basic instruction types of RISC-V such as logic operation instructions, arithmetic operation instructions and shift operation instructions are simulated and verified.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.